

## ABSTRACT OF THE DISCLOSURE

A cache memory that is flexible to allow for defect tolerance by utilizing a status bit for each cache line to indicate whether the cache line is functional or contains a defect.

CODES TESTED - DRAFT